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Introduction
Ferroelectric gate field-effect transistor memory (F-FET) has been widely investigated because of its novel features of non-destructive reading, high operation speed and high packing density. However, F-FET has not been commercialized due to some technological difficulties such as short retention time, high operation voltage and unstable performance. As an attempt to put F-FET into practical, Shimada et al. and Horita et al. proposed a new operation of F-FET with an intermediate electrode between the ferroelectric film and the MOSFET [1] . The memory cell consists of a ferroelectric capacitor C f with typical polarization -electric field (P-E) hysteresis loop as in However, the new F-FET encounters a decrease of V I during a consecutive reading which may lead to a short read endurance. The origin of the decrease of V I was found to be a small leakage current through the writing MOSFET (W-FET) which is connected between the intermediate electrode and the source of the reading MOSFET (R-FET). The W-FET is used as a switch for integration. This configuration is termed source-connected configuration (SCC). To enhance the read endurance, we change one end of the W-FET from the source to the drain of the R-FET. This arrangement is termed drain-connected configuration (DCC). In this conference, we show that the read endurance is much improved with DCC, then the results are analyzed and theoretically verified.
Theoretical consideration
The V I is decreased due to electrons flowing into the intermediate electrode through the W-FET from the source. So, more reading cycles make V I decreased and V f (the voltage on C f ) increased because V R = V I + V f = constant. This means that the C f dependent on V f , is varied with reading cycle, in particular, for the P -r state. On the other hand, when the applied V R changes from high to zero at the first reading pulse, the V I falls not to zero as normally predicted but to a voltage V p [1] , in which V f = -V p ≠0. Also, from the second reading pulse, the V I is added by the V p regardless of V R . The V p originates from the polarization domains which do not return to their virgin remanent polarization states once switched by V R . Consequently, positive charges are induced in the intermediate electrode and produces V p . The non-returning domains may be produced when the V f during a reading is over the maximum V f during the adjacent previous reading. Also, as mentioned above, since the V f is increased with the reading cycle, the V p is possibly increased with it. Defining ∆V f as the increment of V f , the increment of V p , ∆V p , can be expressed by ∆Vp=k∆Vf∆Cf(Cf+C0) -1 (1), where ∆Cf = Cf(Vf) -Cf(Vf=0), C 0 is the input capacitance of R-FET and k is the non-returning domain ratio. Also, k∆Vf∆Cf is the non-returning domain charge added to Q I at the intermediate electrode.
We calculate the time dependent V I (t) for the DCC where t is a time from the start of measurement. Because a unipolar reading square pulse voltage V R is a superposition of a bipolar square pulse with a square wave function S(t)=±1 as AC part and a DC offset. The V I has an AC part, V IAC , due to AC part of V R and a transient term, V IT , with a time constant τ of the circuit. The V IT consists of three parts. The first one is generated by the DC offset of V R , which is 
Experimental
The experimental circuit used to investigate the consecutive read endurance is shown in Fig. 2 . The C f was a 200-nm-thick epitaxial grown PZT film on a Si substrate. Details of preparation of the film can be found in [2] . The R-FET is a self-made MOSFET. To simulate the W-FET in OFF state, a twin diode formed by connecting two identical diodes back to back was used for both the SCC and DCC (the dashed line in Fig. 2 ). The leakage current of the twin diode was about 1 pA at 1V. To carry out the simulation, the differential capacitance C f is to be determined from a corresponding P-V hysteresis loop. For the SCC and DCC, the simulated results are plotted together with the experimental data for a comparison in Figs. 3 and 4 where the bold lines are for k = 0.8 and the fine lines are for k = 0. It can be seen that the simulation results are in good agreements with the experimental data for k=0.8, which means that our model is physically acceptable. Also, we can recognize that the non-returning domains contribute to ∆V 0 . For the SCC, the difference in behavior of ∆V 0 between the P -r and P + r states can be explained as follows. There are three factors contributing to ∆V 0 : the non-returning domain charge as origin of the ∆V p in the simulation, the C f and the time constant τ=(C f +C 0 )R. The larger ∆V 0 in the P -r state than in the P + r state are attributed to 1) C fh larger than C fl and 2) larger ∆V p for the former state. This larger ∆V p is due to larger C fh which has many ferroelectric domains subject to switching. The slower decrease of ∆V 0 in the P -r state than in the P + r state are attributed to 1) larger τ and 2) non-zero ∆V p in the former state. The larger τ is due to C fh larger than C fl , and ∆V p =0 in the P + r state is due to C f ≈ const. and ∆C f = 0. These discussions are also acceptable for the DCC.
Experimental results and discussions
According to the simulation, for both cases, the ∆V 0 finally reaches a saturation value corresponding to a saturation value of V I , V I (t→∞)=C f∞ V R [2(C f∞ +C 0 )]+V D , where the C f∞ is C f at a saturated V f . Because the C f∞ for the P + r state is different from the one for the P -r state, V I (t→∞) is also different from each other. Therefore, ∆V 0 saturates at much higher value for the DCC than for the SCC.
Conclusions
Physical phenomena and mechanisms of a new F-FET memory operation have been investigated. It is experimentally and theoretically verified that the DCC is a good solution to achieve high read endurance.
